Saturday, 19 May 2012

mgt501 paper



From: masoom guriya <mc100402195@vu.edu.pk>
Date: Sat, May 19, 2012 at 4:00 AM
Subject: ))))Vu & (((( Fwd: 501
To: virtaul-pakistan@googlegroups.com, vu-and-company@googlegroups.com, vu-club@googlegroups.com, vu-edu-pk@googlegroups.com, vu-study-corner@googlegroups.com, vu_experts@googlegroups.com, vu_portal@googlegroups.com, vuaskari_com@googlegroups.com


mine 501's paper held at 19may
i) difference between latency and throughput 2marks page 203
ii)which register holds the instruction that is being executed? 2marks IR(instruction register)
iii)structural RTL out ra,c2 3marks page 164
iv)how compilers can detect and correct hazards? why is not preferable?3marks page 215
v)2ways to increase no. of instructions executed in giveb time? 5marks page 219
vi)structural RTL for shiftr ra,rb,c1? 5marks




--

Excellence is a Standard not a Goal!!

Education is a chief defense of a nation!!

--


http://www.youtube.com/watch?v=RpjIsSdsT6A&feature=player_detailpage


http://www.youtube.com/watch?v=TCaGmHE_NtE

http://www.youtube.com/watch?v=gBTRQLq7y_4



No comments:

Post a Comment

Note: only a member of this blog may post a comment.